Ребята из FPGA комунити каждый день делают небольшую подборку новостей из мира FPGA и решили поделиться ею с читателями хаба FPGA. Внимание: возможны повторы!
Свежие отечественные статьи
Что внутри ПЛИС или то, о чем не говорят в обучающих видео
Основы статического временного анализа. Часть 2.2: System Synchronous Output Delay Constraint.
Подключаем Slave-устройства с шиной Wishbone к системе на базе LiteX
PCIExpress 1.0 2.5GT/s analyzer на базе ПЛИС своими руками
HALF: целостное автоматическое машинное обучение для ПЛИС
FPGA: конечные автоматы с переключаемым контекстом
Остальное англоязычное
Implementation of Low-Density Parity Check on Field Programmable Gate Array DE1-SoC | IEEE Conference Publication | IEEE Xplore
Industry's First COTS Mezzanine with 64 GSps ADC/DAC Sample Rates Is Introduced by Annapolis Micro Systems - Embedded Computing Design
Webinar Technitive | Open the Hardware: FPGA revolution Entradas, Jue, 3 feb. 2022 a las 16:00 | Eventbrite
Hardware-as-Code Part I: An Introduction - Hackster.io
PYNQ Now Available for the Kria KV260 Vision AI Starter Kit - Announcements - PYNQ
Introduction to FPGA Part 11 - RISC-V Softcore Processor | Digi-Key Electronics - YouTube
FPGA Calculator (Basys3) - Hackster.io
Measuring Circuit Delay for FPGA Timing using the ADP3450 - Hackster.io
AXI4-Lite Interface Wrapper for Custom RTL in Vivado 2021.2 - Hackster.io
Hello 2022 with Vintage Bubble Displays on the Arty Z7 - Hackster.io
Ruag teams for AI in space
Blueshift Memory adds UK industry veterans to advisory board
FPGA Vs Microcontrollers - Another Approach to Embedded Design
Common Mistakes in VHDL
Everything You Need to Know about SystemVerilog Arrays
Formal verification for SystemC/C++ designs - Tech Design Forum Techniques
Основы статического временного анализа. Часть 2.2: System Synchronous Output Delay Constraint. - Общее - Разное - Каталог статей - FPGA-Systems
FPGA Video AI deployment – From platform creation to AI deployment - Part 1
TE0865-02-FBE23MA • Sundance.com
Deploying Link™ Capture for Financial Applications
Project Ember | Hackaday.io
Programmable Photonics - Wim Bogaerts - Stanford - YouTube
FPGA Debug | Capture Gigabytes. At Speed.
Prototype and Adjust a Deep Learning Network on FPGA Video - MATLAB & Simulink
What is FPGA Zynq UltraScale+ with MPSoC? | Acromag
How Microchip FPGAs Can Improve Productivity in Motor Control Applications Using C++ with HLS | Microchip Technology
Industry's First COTS Mezzanine with 64 GSps ADC/DAC Sample Rates Is Introduced by Annapolis Micro Systems - Annapolis Micro Systems, Inc.
Intel’s FPGA Day Unveils 3 Collabs to Create More FPGA-based IPU Designs - News
VHDL Generics – electgon
Basys3 Oscilloscope - Hackster.io
lvgl/lv_port_mps3_an547_cm55: A LVGL porting for Cortex-M55 running on an Arm official FPGA prototyping development board called MPS3 (AN547), see Figure 1. It is also possible to run the project template on an emulator called Corstone-300-FVP, which is free. Topics Resources
JLPEA | Free Full-Text | CORDIC Hardware Acceleration Using DMA-Based ISA Extension
Microcontroller in FPGA? This is how to do it ... | Step by Step Tutorial | Adam Taylor - YouTube
ken-system: FPGA Implementation of Scalable Fully Coupled Annealing Processing Sysytem by Using Multi-chip Operation
Google Unveils the Coral Dev Board Micro, Its First Microcontroller-Based TinyML Edge AI Board - Hackster.io
QuickLogic Announces Australis™ eFPGA IP Generator :: QuickLogic Corporation (QUIK)
The VLSI Handbook: Design Principles, Industry and Career Perspectives eBook : Kumar, Udit , Gupta, Aditya, Soman, Sumit: Amazon.in: Kindle Store
MakarenaLabs/PYNQ-Microblaze-Tutorial: Simple tutorial for PYNQ that use microblaze for controlling GPIO
IPsec Engine | Silex Insight
How to Overcome the Pain Points of AI/ML Hardware Webinar
HDL Verifier - MATLAB & Simulink
Increase your productivity with Continuous Integration flows
How a robust FPGA supply chain assures defense industry preparedness - Military Embedded Systems
Semiconductor IP Verification | Exostiv Labs
New RF FPGA solutions transform EW platforms - Military Embedded Systems
20220125 FPGA standup - YouTube
FPGA Frontrunners Meet & Greet Tickets, Wed 23 Mar 2022 at 09:30 | Eventbrite
5G Open RAN
3U VPX FPGA modules first to market with high-bandwidth memory
Array of Engineers Designs Custom SLVS-EC IP Core
Build your own video pipeline with PYNQ composable overlays | LinkedIn
RTLvision PRO Datasheet: Understand, Debug, and Integrate RTL Code, Easily - EDA Direct
What is an FPGA
racerxdl/riskow: Learning how to make a RISC-V
CPU, GPU, FPGA or TPU: Which one to choose for my Machine Learning training? – InAccel
EXOSTIV Blade - Scalable Visibility from Anywhere
The Future of Embedded FPGAs — eFPGA: The Proof is in the Tape Out - Circuit Cellar
Keysight Challenge NPB - YouTube
FOSDEM 2022 - Friends of OpenJDK devroom
MicroZed Chronicles: Scripting Vivado
How do you convert a design in FPGA to an ASIC? | Sondrel
Hog: HDL on git
hog / hog · GitLab
RehanEjaz/Pwm-FPGA-motor-speed-ctrl: Speed controller for DC motor to implement on FPGA
Five Reasons Why a High Performance Reconfigurable SmartNIC Demands a 2D NoC Webinar | Achronix Semiconductor Corporation
PUF over FPGA - 01 Course intro - YouTube
Q1_2022 Lattice Anti-Fragile Security & Post Quantum Crypto
Open MPW & chipIgnite - Getting Started
Multi-hetero Acceleration by GPU and FPGA for Astrophysics Simulation on oneAPI Environment | hgpu.org
Secure platform for cloud-based AI services | Xiphera
Hardware-as-Code Part I: An Introduction - Hackster.io
Are We Poised to Turn the Optical Computing Corner? – EEJournal
How does a flip flop work and why does it have setup & hold time? - YouTube
Netnod goes live with Arista FPGA implementation of Network Time Security (NTS) | Netnod
FPGA — DroneShield
China Approves Chipmaker AMD’s $35 Billion Acquisition of Xilinx - Bloomberg
Adaptive PMICs pair with PolarFire FPGAs - EDN
GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
The Future of Embedded FPGAs — eFPGA: The Proof is in the Tape Out - Circuit Cellar
FPGA beginner course PUF over FPGA - 02 What is a PUF and discussion of the project structure - YouTube
Mastering the Migration Journey from Spartan-6 FPGAs to 7 Series and Beyond
Infineon Accelerates Development of IBIS-AMI Models for SerDes Designs - MATLAB & Simulink
How does a flip flop work and why does it have setup & hold time? - YouTube
China Approves Chipmaker AMD’s $35 Billion Acquisition of Xilinx - Bloomberg
Accelerate AI applications using VITIS AI on Xilinx ZynqMP UltraScale+ FPGA - Softnautics
Ethernet Communication using TCP protocol in Zynq processor in VIVADO 2018.2. - YouTube
Ruag teams for AI in space
In the Qwiic of Time - News - SparkFun Electronics
Deploying Deep Learning on Embedded CPUs, GPUs, and FPGAs Video - MATLAB
FPGA programming - what is it, how it works and where it can be used - CodiLime
Your access to this site has been limited by the site owner
Taming the Accelerator Cambrian Explosion with Omnia | LinkedIn
IBM doubles QRadar Network Insights performance
Multi-hetero Acceleration by GPU and FPGA for Astrophysics Simulation on oneAPI Environment | hgpu.org
029 - Floating-Point FPGA Audio Limiter (1) | RTL Audio Lab
Semiconductor Engineering - Semiconductor events
Lattice SupplyGuard
Deep physical neural networks trained with backpropagation | Nature
The Future of Embedded FPGAs — eFPGA: The Proof is in the Tape Out - Circuit Cellar
3U VPX FPGA modules first to market with high-bandwidth memory
Products of the Week: January 19, 2022 | Electronic Design
Analysis of the sales market for FPGA modules up to 2029 - winnquick.com
FPGA-based reliable TMR controller design for S2A architectures | IEEE Conference Publication | IEEE Xplore
Video: APA7-500 Series: User Configurable FPGA I/O Modules | Acromag
mjs19999/AES_in_verilog: An algorithmic state machine verilog code for AES Encryption/Decryption Algorithm
DO-254 Training: Learn This Important Standard for Aviation Hardware Safety | LinkedIn
Will the rise of AI and the Internet of Things subvert the design of Embedded Systems? | LinkedIn
Lattice Certus-NX Versa Evaluation Board Roadtest Review - element14 Community
DINI Group Announces HardwareSharkTM: Solves Packet Loss Issues in Wireshark With an FPGA-Based Memory Buffer. - Technology
HFT with FPGA - webinar
Porting incompressible flow matrix assembly to FPGAs for accelerating HPC engineering simulations | IEEE Conference Publication | IEEE Xplore
Implementation of NLOS based FPGA for distance estimation of elderly using indoor wireless sensor networks - ScienceDirect
Accelerate AI applications using VITIS AI on Xilinx ZynqMP UltraScale+ FPGA - Softnautics